en
zh
MAKING SUCCESS STORIES HAPPEN
 

  • Design Domain Expertise: Advanced mastery in Analog, Digital, and Mixed-Signal IC design.

  • EDA Tools & Infrastructure:

    • Simulation & Verification: Verilog, HSPICE, Spectre, Finesim, Cosim, Ultrasim.

    • Physical Layout & Logic Design: Cadence, Synopsys, Virtuoso, Laker, ICFB, WV, nWave.

  • Programming & Scripting Languages:

    • Mandatory: Unix shell, C/C++, Perl, Skill, or TCL.

    • Preferred: Python alongside general automation scripting competencies.

🌟 Executive Summary

We are seeking a high-caliber technical leader to fill a critical management position. This role is dedicated to orchestrating the end-to-end silicon lifecycle, guiding products seamlessly from early conceptual stages through to high-volume manufacturing. The position requires an intricate integration of profound technical knowledge in advanced circuit design, coupled with structured project management and team-steering capabilities.

🎯 Preferred Credentials & Strategic Attributes

Priority will be given to candidates who possess the following specialized qualifications and personal traits:

  • Domain Specialization: Deep and comprehensive familiarity with DRAM architecture, industry standards, and memory technology.

  • Hands-on Training: Practical background with TSRI (Taiwan Semiconductor Research Institute) advanced IC design training and verified Tape-out experience.

  • Intellectual Property: A proven record of holding IC design patents or publishing peer-reviewed IEEE journal papers.

  • Language Proficiency: Professional fluency in English (excellent listening, speaking, reading, and writing skills) for cross-border collaboration.

  • Soft Skills & Competencies: Meticulous attention to engineering detail, a strong sense of project ownership, proactive stakeholder management, and exceptional problem-solving agility.

📋 Key Responsibilities & Leadership Scope

The chosen manager will take full ownership of technical execution, operational optimization, and personnel development:

  • Workflow Engineering & Standardization: Construct robust, standardized IC design flows and formulate rigorous execution schedules to actively neutralize project delay risks.

  • Cross-Functional Synchronization: Serve as the primary technical link aligning engineering designs with Project Management (PM), Manufacturing operations, and Testing/Validation departments to ensure smooth mass production.

  • Advanced R&D & IP Creation: Direct and oversee comprehensive mixed-signal, digital, and analog IC designs; personally resolve architectural bottlenecks and generate new patent applications.

  • Technical Operations Management: Oversee full-chip timing closure activities, manage complex database integrations, and supervise post-silicon debugging/validation operations.

  • Talent Cultivation: Strategy-map specialized training initiatives, champion an engineering culture of continuous upskilling, and actively elevate the team’s overall technical capability.

🎓 Background & Experience Thresholds

  • Advanced Node Experience: A minimum of 7 years of deep, hands-on CMOS design experience specifically utilizing advanced technology nodes.

  • Industry Longevity: 5 to 10 years of solid professional experience directly within analog or digital IC design environments.

  • Academic Prerequisites: Master’s degree or PhD in Electrical Engineering, Computer Engineering, or an equivalent technical field of study.

  • Lifecycle Competence: Thorough understanding of the complete IC development cycle—from the initial design architecture and validation phases to final high-volume manufacturing.

  • Project Leadership: A proven track record of successfully managing and delivering complex product R&D initiatives.

Apply for RD Design Manager
Reference: GC877979

Please complete all required fields marked *

*

*

*

*

*

MS Word, PDF, HTML and Txt formats.

Issues applying with LinkedIn? Click here

*
Your personal details, submitted whilst completing this form, will be treated conform our Privacy Notice and Terms & Conditions .
I accept the Morgan Philips Privacy Notice and Terms & Conditions.

RD Design Manager
Hsinchu, Northern Taiwan | Permanent