en
zh
“ MAKING SUCCESS STORIES HAPPEN ”
 

Job Description

We are looking for experienced Test Hardware Engineers, ranging from Senior Engineer to Lead level, to support test hardware development, bring-up, debugging, and correlation activities in a high-volume semiconductor manufacturing environment.

The successful candidate will play a key role in ensuring test hardware reliability, production stability, and yield improvement across wafer sort and final test operations.

Key Responsibilities

1. Test Hardware Bring-up & Qualification

  • Support load board and probe card bring-up for new products on the Advantest V93K platform.

  • Perform hardware validation, checkout, and debugging during silicon bring-up.

  • Conduct GR&R, stability, and repeatability evaluations before production release.

  • Collaborate with Test Engineering and Design teams throughout NPI and HVM transitions.

2. Hardware Debug & Failure Analysis

  • Troubleshoot production issues related to test hardware, interfaces, and signal integrity.

  • Perform bench-to-ATE correlation and root cause analysis using laboratory equipment such as oscilloscopes, DMMs, and thermal tools.

  • Identify and resolve issues involving sockets, load boards, pogo pins, probe cards, and contact failures.

  • Support RMA investigations, yield excursions, and lot-on-hold analysis.

3. Test Correlation & Production Release

  • Perform ATE-to-ATE, ATE-to-bench, and load board-to-load board correlation.

  • Prepare correlation reports and define acceptance criteria for production readiness.

  • Validate test limits, guard bands, and parametric consistency across multiple test sites.

  • Support hardware qualification and release to OSAT and production sites.

4. Production Support & Yield Improvement

  • Monitor hardware-related yield performance and drive root cause investigations and corrective actions.

  • Analyze failure trends, bin distributions, and contact yield issues.

  • Support test time reduction (TTR) and production throughput optimization.

  • Work closely with Product Engineering teams to improve yield and production efficiency.

5. Hardware Design & Optimization

  • Review load board schematics, PCB layouts, and signal integrity considerations.

  • Optimize site configurations, signal integrity, power distribution, and thermal performance.

  • Support multi-site scalability and hardware cost optimization.

6. Cross-functional Collaboration

  • Work closely with Test Engineering, Product Engineering, Failure Analysis, OSAT, and Manufacturing teams.

  • Share technical knowledge and best practices in hardware debugging and correlation.

  • For Lead-level candidates, provide technical guidance to junior engineers and drive project execution, risk management, and stakeholder communication.

Requirements

  • Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, or a related field.

  • 2+ years of experience in semiconductor test engineering or test hardware engineering.

  • Hands-on experience with Advantest V93K platforms (SmarTest 7/8).

  • Experience in load board and/or probe card bring-up, validation, and debugging.

  • Understanding of semiconductor production testing, including wafer sort (WS) and final test (FT).

  • Knowledge of silicon bring-up, characterization, test correlation, and hardware troubleshooting.

  • Understanding of signal integrity, power delivery, and analog/digital measurements.

  • Familiarity with ATE instrumentation such as DPS, AVI, PPMU, and HSIO.

Preferred Qualifications

  • Experience supporting high-volume manufacturing (HVM).

  • Familiarity with data analysis tools such as JMP, Exensio, or Excel.

  • Understanding of test program structure and hardware interactions.

  • Exposure to JEDEC / AEC qualification and reliability testing.

  • Experience working with global engineering teams and OSAT partners.

  • Strong problem-solving, communication, and cross-functional collaboration skills.

Apply for Sr. to Lead Test Hardware Engineer
Reference: GC880361

Please complete all required fields marked *

*

*

*

*

*

MS Word, PDF, HTML and Txt formats.

Issues applying with LinkedIn? Click here

*
Your personal details, submitted whilst completing this form, will be treated conform our Privacy Notice and Terms & Conditions .
I accept the Morgan Philips Privacy Notice and Terms & Conditions.

Sr. to Lead Test Hardware Engineer
Taipei City, Northern Taiwan | Permanent