zh
en
MAKING SUCCESS STORIES HAPPEN
 

Position Summary
Design and maintain semiconductor mask layouts for optical communication devices, including VCSELs and photodiodes. Collaborate with global R&D and engineering teams to convert new designs into manufacturable mask sets that meet foundry and production requirements.

Key Responsibilities

  • Create and optimize mask layouts using Cadence.
  • Perform DRC validation and ensure design rule compliance.
  • Manage mask revisions, documentation, and tape-out releases.
  • Work closely with R&D, Process Engineering, and foundry partners.
  • Improve layout processes and design libraries.

Required Qualifications

  • Degree in Electrical Engineering, Physics, Photonics, or related field.
  • Experience in semiconductor mask design or IC layout.
  • Proficiency with Cadence and DRC verification.
  • Understanding of semiconductor manufacturing processes.
  • Good English communication skills.

Preferred Qualifications

  • Experience with VCSELs, photodiodes, or III-V semiconductors.
  • Knowledge of GDSII, tape-out processes, SKILL, or Python.

Key Competencies

  • Mask layout design
  • Cadence & DRC
  • Attention to detail
  • Problem solving
  • Cross-functional collaboration
立即申請: Mask Design Engineer – Optical Communications
參考編號: GC878839

請填寫所有的必填欄位 *

*

*

*

*

*

MS Word、PDF、HTML和TXT格式。

通過Linkedin帳號申請出現問題? 點擊這裡

*
您通過提交此表格提供的個人資料,將按照我們的隱私聲明服務條款處理。
我同意Morgan Philips的隱私聲明與服務條款。

Mask Design Engineer – Optical Communications
Homebased/teleworking job | Permanent